Freescale Semiconductor /MKL28T7_CORE1 /LPIT0 /CLRTEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLRTEN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)CLR_T_EN_0 0 (0)CLR_T_EN_1 0 (0)CLR_T_EN_2 0 (0)CLR_T_EN_3

CLR_T_EN_1=0, CLR_T_EN_0=0, CLR_T_EN_3=0, CLR_T_EN_2=0

Description

Clear Timer Enable Register

Fields

CLR_T_EN_0

Clear Timer 0 Enable

0 (0): No action

1 (1): Clear T_EN bit for Timer Channel 0

CLR_T_EN_1

Clear Timer 1 Enable

0 (0): No Action

1 (1): Clear T_EN bit for Timer Channel 1

CLR_T_EN_2

Clear Timer 2 Enable

0 (0): No Action

1 (1): Clear T_EN bit for Timer Channel 2

CLR_T_EN_3

Clear Timer 3 Enable

0 (0): No Action

1 (1): Clear T_EN bit for Timer Channel 3

Links

() ()